ICode9

精准搜索请尝试: 精确搜索
  • FPGA学习-1,ModelSim 仿真2022-07-16 16:33:14

    参考 https://blog.csdn.net/xy_z_H/article/details/124825179 补充 1、用到的两个文件(手敲一遍) BCD.v module BCD(A,B , Sum, Cout); input [3:0]A , B; output [3:0]Sum; output Cout; wire [4:0]Temp; assign Temp =A + B; assign {Cout , Sum} = (Temp > 9)?Temp

专注分享技术,共同学习,共同进步。侵权联系[81616952@qq.com]

Copyright (C)ICode9.com, All Rights Reserved.

ICode9版权所有