module crv; class PCIBus; rand bit[15:0] addr; rand bit[31:0] data; constraint addrw {addr[7:0] == 'h01;} constraint dataw {data[15:0] == 'hffff;} endclass logic [31:0] result; initial begin PCIBus pBus = new ( ); //I
专注分享技术,共同学习,共同进步。侵权联系[81616952@qq.com]
Copyright (C)ICode9.com, All Rights Reserved.
ICode9版权所有