标签：12 space Mit6 virtual address Table S081 page physical
Lecture 4 Page Table
- Isolation
- memory
- address spaces
- page tables(hardware support)
- every app has its own map(page table)
-
perpage(4KB, 4096 = 2^12 -> offset = 12)
- virtual address(64) = {EXT(25) + index(27) + offset(12)}
- RISC-V physical address(56) = {PNN(44, physical page number) + flag(12, inherited from virtual address)}
-
RISC-V page tables
-
virtual address(64) = {EXT(25), L2(9), L1(9), L0(9), offset(12)}
- L2、L1、L0: index into the every level page table
- advantage: if large parts of the address space are not being used, you don’t have to have any page table entries for that
-
-
Translation Look-aside Buffer(TLB)
- cache of page table entries(PTE)
- [VA, PA]
-
page tables provide a level of indirection
-
xv6 memory layout
- virtual address space + physical address space(dram + io devices)
- the mapping from virtual to physical is mostly in identity mapping
In the configuration of the physical hardware, there’s only so much space, and in the virtual memory layout, there’s also a max virtual address, by design is the virtual address made to be small enough?
Not necessarily, the virtual address space could be bigger than the physical memory, the physical memory could be bigger than virtual address space, it’s actually one of the cool parts about as we’ll see with the page tables, that’s extremely flexible.
标签：12,space,Mit6,virtual,address,Table,S081,page,physical 来源： https://blog.csdn.net/Chris_Eddy/article/details/121629969
本站声明： 1. iCode9 技术分享网（下文简称本站）提供的所有内容，仅供技术学习、探讨和分享； 2. 关于本站的所有留言、评论、转载及引用，纯属内容发起人的个人观点，与本站观点和立场无关； 3. 关于本站的所有言论和文字，纯属内容发起人的个人观点，与本站观点和立场无关； 4. 本站文章均是网友提供，不完全保证技术分享内容的完整性、准确性、时效性、风险性和版权归属；如您发现该文章侵犯了您的权益，可联系我们第一时间进行删除； 5. 本站为非盈利性的个人网站，所有内容不会用来进行牟利，也不会利用任何形式的广告来间接获益，纯粹是为了广大技术爱好者提供技术内容和技术思想的分享性交流网站。